A High Efficiency Low Noise RF-to-DC Converter Employing Gm-Boosting Envelope Detector and Offset Canceled Latch Comparator
نویسندگان
چکیده
This work presents a high efficiency RF-to-DC conversion circuit composed of an LC-CL balun-based Gm-boosting envelope detector, low noise baseband amplifier, and offset canceled latch comparator. It was designed to have sensitivity with power consumption for wake-up receiver (WuRx) applications. The proposed detector is based on fully integrated inductively degenerated common-source amplifier series gate inductor. balun merged the core by sharing on-chip source inductors. technique doubles transconductance input transistor without any extra because voltage operates in differential mode. results higher gain. In order improve radio, DC comparator controlling body bias pair transistors through binary-weighted current cell. addition, hysteresis characteristic implemented avoid unstable operation large at compared signal. window programmable changing channel width transistor. amplifies output signal transfers it into noise. For 2.4 GHz WuRx, no external matching components shows simulated gain about 16.79 V/V when around −60 dBm, this 1.7 times than that conventional same load. achieves −65.4 dBm 45% 55% duty, dissipating 22 μW from 1.2 V supply voltage.
منابع مشابه
A High-Speed and Low-Offset Dynamic Latch Comparator
Circuit intricacy, speed, low-offset voltage, and resolution are essential factors for high-speed applications like analog-to-digital converters (ADCs). The comparator circuit with preamplifier increases the power dissipation, as it requires higher amount of currents than the latch circuitry. In this research, a novel topology of dynamic latch comparator is illustrated, which is able to provide...
متن کاملHigh Speed and Low Offset Comparator For A/D Converter
In high speed ADC, speed limiting element is comparator. This paper describes a very high speed and low offset preamplifierlatch comparator. The threshold and width of the new comparator can be reduced to the mV range, the resolution and the dynamic characteristics are good. Based on TSMC 0.18um CMOS process model, simulated results show the comparator can work under ultra high speed clock freq...
متن کاملA High Efficiency Low-Voltage Soft Switching DC–DC Converter for Portable Applications
This paper presents a novel control method to improve the efficiency of low-voltage DC-DC converters at light loads. Pulse Width Modulation (PWM) converters have poor efficiencies at light loads, while pulse frequency modulation (PFM) control is more efficient for the same cases. Switching losses constitute a major portion of the total power loss at light loads. To decrease the switching losses...
متن کاملHigh-efficiency DC/DC converter for low-voltage applications
The paper focuses on a DC/DC converter that is used to adapt a varying output voltage from a solar panel to demands of an electrolyzer unit or battery charging purposes. The converter covers an input voltage span from 9 V to 24 V and has an output voltage of 12 V at a maximum current of 50 A. A modular topology of the converter is described along with a microcontroller control strategy. Finally...
متن کاملDesign of High Speed and Low Offset Dynamic Latch Comparator in 0.18 µm CMOS Process
The cross-coupled circuit mechanism based dynamic latch comparator is presented in this research. The comparator is designed using differential input stages with regenerative S-R latch to achieve lower offset, lower power, higher speed and higher resolution. In order to decrease circuit complexity, a comparator should maintain power, speed, resolution and offset-voltage properly. Simulations sh...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics
سال: 2021
ISSN: ['2079-9292']
DOI: https://doi.org/10.3390/electronics10091078